Effect of multistep wafer-annealing on main traps in Czochralski-grown semi-insulating GaAs
Both multistep wafer-annealed ͑MWA͒ and ingot-annealed semi-insulating ͑SI͒ GaAs wafers, grown by the Czochralski technique, are characterized by using normalized thermally stimulated current ͑NTSC͒ spectroscopy. Two main NTSC traps, T 3 at 200 K and T 5 at 140 K, which are thought to be related to arsenic vacancy defects, are found to be largely suppressed by MWA processes, especially by a new MWA process. Concomitant with a decrease of these traps, a significant increase of the threshold electrical field for both the thermal quenching of T 5 and the low-temperature photocurrent saturation has been observed. © 1996 American Institute of Physics.
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In order to obtain high quality semi-insulating ͑SI͒ GaAs substrates, suitable for GaAs device and integrated circuit fabrications, a new annealing process, multistep wafer annealing ͑MWA͒ has been developed. 1, 2 The microscopic defects ͑As precipitates͒, the uniformity, and the purity in the MWA substrates, have been studied by chemical etching, coulometric titration analysis, 3 microscopic resistivity distribution, 3 cathode luminescence, 3 photoluminescence ͑PL͒ topography, 4 and selective pair PL. 5 The studies show an obvious reduction of As precipitates and a significant improvement of uniformity and purity in the MWA SI GaAs. In this letter we report the effects of MWA on the main traps in Czochralski ͑CZ͒-grown SI GaAs. Five wafers, described in Table I , were used in this study. The first three wafers listed were from different sections of the same boule. Wafers cut from a given section show similar electrical properties.
The conventional ingot annealings are usually carried out at 900-1000°C, while the MWA includes, as a first step, annealing in an evacuated quartz ampoule with arsenic at 1100°C for 5 h, and, as a second step, annealing in an open tube furnace at 950°C for 3 h. The details of these annealing procedures are given in Ref. 1 . The major difference between the old and new versions of the MWA is that the arsenic vapor pressure during the 1100°C annealing was increased by approximately a factor three for the new process ͑wafer 13͒, as compared with the old one ͑wafer d2-186͒. The electrical properties ͑averaged over three samples cut from the center, the ring, and the edge of a particular wafer͒ and the average etch pit densities of the wafers are summarized in Table I . The main traps were measured by thermally stimulated current ͑TCS͒ spectroscopy. To compare trap densities, a normalization procedure based on temperature dependent photocurrent ͑TDPC͒ was employed; it can be shown that the normalized ratio I TSC /I PC ͑called NTSC͒ is independent of mobility , lifetime , and geometric factors. 6 Thus, the NTSC spectrum gives a truer picture of the relative trap densities. Figure 1͑a͒ shows regular TSC spectra from the center areas of a new MWA wafer and an ingot-annealed wafer, respectively. The TDPC's, using a weak 1.13 eV light with an intensity of 3.3ϫ10 14 photon/cm 2 s, are also presented in the figure. From Fig. 1͑a͒ , six traps, i.e., T 2 at 220 K, T 3 at 200 K, T 4 at 155 K, T 5 at 140 K, T 5 * at 125 K, and T 6 * at 94 K, can be observed in the ingot-annealed sample, and some new features, i.e., T a at 170 K and T 6 at 100 K, in the new MWA sample. The apparent trap parameters, i.e., activation energy E T and capture cross section T , for the traps T 2 , T 3 , T 5 , and T 6 * have been determined using Arrhenius plots of ln T m 4 /␤ vs 1/T m , where T m is the peak temperature for a given trap and ␤ the heating rate in the thermal scan. The parameters are 0.63 eV and 1.9ϫ10 Ϫ13 cm 2 for T 2 , 0.50 eV and 1.1ϫ10
Ϫ13 cm 2 for T 3 , 0.35 eV, and 1.9ϫ10 Ϫ14 cm 2 for T 5 , and 0.15 eV and 1.8ϫ10 Ϫ17 cm 2 for T 6 * , respectively.
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In the same way, the E T and T for T 6 were determined to be 0.16 eV and 3.6ϫ10 Ϫ17 cm 2 , respectively. In order to study the effect of the new MWA process on the main traps in SI GaAs, the measured TSC spectra in Fig. 1͑a͒ were normalized by the corresponding TDPC, and the normalized ͑NTSC͒ spectra are shown in Fig. 1͑b͒. From Fig. 1͑b͒ , we see that: ͑1͒ the dominant traps in the two SI GaAs samples are T 2 and T 5 ; ͑2͒ T 6 * is not a dominant trap and, in fact, the high TSC of T 6 * seen in the regular spectrum is simply due to the high carrier mobility and apparent lifetime at the T 6 * peak temperature, which also results in a high PC; ͑3͒ there is almost no change in the density of T 2 after the new MWA process; and ͑4͒ the densities of T 3 and T 5 are clearly reduced by the wafer annealing.
In Fig. 2 are shown the NTSC spectra for center samples from old MWA, ingot-annealedϩold MWA, and ingotannealed wafers, respectively. From the figure, once again we see nearly no change in the density of T 2 but a reduction in the densities of T 3 and T 5 . The normalized TSC spectra for samples subjected to either the old MWA or the ingotannealϩold MWA processes are very similar to each other, which implies that the traps in these SI GaAs samples are mainly controlled by the wafer ͑MWA͒ annealing. Similar to a͒ Electronic mail: zqf@desire.wright.edu the effect of the new MWA, the old MWA also causes a disappearance of T 6 *; however, it does not create the new feature T 6 .
In the past, the nature of the main traps, T 2 , T 3 , and T 5 , has been carefully studied by TSC spectroscopy in conjunction with sample conditions, measurement conditions ͑such as illumination time and electrical field͒, and the infrared ͑IR͒ quenching of EL2 and its thermal recovery. In one of our earlier studies, As-rich and Ga-rich stoichiometries in CZ-grown wafers were observed to favor higher T 2 and T 3 , respectively, in the TSC spectra. 8 The profile of T 2 across the diameters of wafers grown by the high-pressure ͑HP͒ and low-pressure ͑LP͒ liquid encapsulated Czochralski ͑LEC͒ and vertical gradient freeze ͑VGF͒ techniques, respectively, has the same shape as the profile of the respective dark current at 300 K, which is well-known to be controlled by both
EL2°and EL2
ϩ ; also the profiles of T 2 and T 3 across the diameter of a typical LP-LEC wafer show an anticorrelation, i.e., a W-vs M-shape. 9 The T 2 and T 3 defects are quenchable under IR illumination at 90 K; i.e., the traps T 2 and T 3 both disappear, changing into a trap T 2 * ͑peaking at 210 K͒ after complete IR quenching of EL2, and recovering after annealing at 124 K. 10 A good correlation between the T 2 trap density and the positron trapping rate at the metastable vacancy associated with EL2* in SI GaAs has been recently observed, 7 which further supports the fact that As-rich conditions favor the formation of T 2 . Based on these results we infer that T 2 is related to As Ga , but is not identical to EL2 because of its different activation energy ͑0.63 eV for T 2 vs 0.75 eV for EL2͒, and that T 3 might be associated with V As , most likely a V As -related defect complex. On the other hand, the As-rich stoichiometry melt in CZ growth also favors higher T 5 . 8 Based mainly on its IR quenching behavior 10 and its thermal recovery at a rate rϭ2.0ϫ10 8 exp͑Ϫ0.26 eV/kT͒ s, 11 which is very close to that of EL2, T 5 is probably also related to As Ga . Furthermore, an electrical-field-enhanced thermal quenching of T 5 , i.e., the disappearance of T 5 during a TSC scan at high applied bias, can be more frequently observed in VGF samples than in HP-LEC samples. 12 Since HP-LEC samples generally have more EL2 than VGF samples, the smaller thermal quenching of T 5 in the former material implies that the As Ga density is not the only relevant factor. The values of E T and T obtained for T 5 are very close to those of the EL6 level, which is often observed by DLTS in undoped semiconducting VGF and LEC GaAs samples, but more abun- dantly in VGF samples. 13 Recently, a good correlation between the T 5 trap density and the positron trapping rate for V As at 80 K has been found, 7 which indicates the involvement of V As in T 5 . Therefore, we infer that T 5 might be a complex involving both As Ga and V As . Actually, EL6 has also been identified with a defect complex involving As Ga ͑or V Ga -As i ͒ and V As . [14] [15] [16] From a stoichiometry point of view and based on the Ga-As phase diagram, the mechanism of arsenic precipitation in LEC-grown SI GaAs and the dissolution of arsenic precipitates by MWA have been discussed in Refs. 1-3. However, from the defect point of view, in addition to large defects, such as the As precipitates, there exist various point defects, such as As Ga , Ga As , V Ga , V As , and As i , and their complexes in either as-grown or ingot-annealed LEC SI GaAs. 17, 18 The abundance of the point defects depends not only on the crystal stoichiometry, but also on the crystal growth conditions and the postgrowth annealing parameters, including the cooling rate after the annealing. Hightemperature wafer annealing at 1000-1200°C, either under an arsenic vapor pressure 3 or in vacuum, 19 causes an n-to p-type conversion. According to Oda et al. 3 and Mori et al., 1 the reason for the n to p-type conversion is because of the decrease of EL2 due to its dissolution into the crystal matrix, or because of As outdiffusion to the wafer surface; both can be controlled by the arsenic overpressure. According to Ohkubo et al., 19 the defect reaction As Ga →V Ga ϩAs i is possibly responsible for the reduction of EL2, since V Ga generated by this process acts as an acceptor and a measured hole trap at E v ϩ0.52 eV might originate from this V Ga . In addition to these mechanisms, there possibly exists a localized movement of As i defects from the cell walls to nearby V As defects, giving the reaction V As ϩAs i →As As , which results in a more uniform crystal due to the annihilation of arsenic vacancies. The reduction of the V As -related traps, T 3 and T 5 , by MWA procedures, especially by the new MWA, supports the third mechanism. Medium-temperature wafer annealing at 950°C can regenerate EL2 by the reactions As As ϩV Ga →As Ga ϩV As or As i ϩV Ga →As Ga . 20 In a selective pair PL study, two residual acceptor impurities, Zn Ga and Si As , were found to be noticeably reduced by MWA, 5 which may be another indication of reduction of V Ga and V As in the MWA crystal. From the above discussion, we surmise that the arsenic vapor pressure during high-temperature annealing is a key factor in controlling the abundance of V As -and As Ga -related point defects.
Interestingly, as a consequence of the further decrease in V As defect-related traps, T 5 in the new MWA samples shows a much less electrical-field-enhanced thermal quenching as compared to that of the old MWA samples. We find that a threshold electrical field, E th , for the thermal quenching of T 5 in the new MWA sample, is close to 42 V/cm, while in the old MWA sample between 11 and 21 V/cm. As we indicated in Ref. 12, the PC using 1.45 eV photons at 83 K saturates at electrical fields that are high enough to cause TSC quenching of T 5 . In Fig. 3 , we present the PC's as a function of bias for four samples ͑two of them are ingot annealed and the other two have experienced MWA͒. From the figure, we find that: ͑1͒ the PC's all show an Ohmic behavior at lower biases and then saturate at higher biases; and ͑2͒ the biases for PC saturation in the MWA samples ͑using either the old or new versions͒ are much higher than those in ingot-annealed samples. These results could mean that the V As -related defects in SI GaAs play an important role in the thermal quenching of T 5 and the 83 K PC saturation behavior.
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